Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations Mike Lewis on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
clock multiplication
Well here is a nice clock divider i made....enjoy good luck library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all; use IEEE.STD_LOGIC_UNSIGNED.all; ENTITY clk_div IS PORT ( clock_25Mhz : IN STD_LOGIC; clock_1MHz : OUT STD_LOGIC; clock_100KHz : OUT... -
VHDL questions!
Umm this might help port( A :in integer range 0 to 5; ); If you cant get it from there let me know and ill tell you how.... -
Clock made by a push button, glitch free
You need a button debouncer here is an example of one using a 100hz clk library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all; use IEEE.STD_LOGIC_UNSIGNED.all; ENTITY debounce IS PORT(pb, clock_100Hz : IN STD_LOGIC; pb_debounced : OUT STD_LOGIC); END debounce... -
Clock Frequency
Here is a clock frequency divider ---------------------------------------------------------------------------- -- CLK FREQUENCY DIVIDER -- ---------------------------------------------------------------------------- library IEEE; use... -
VHDL code for Button OnRelease
I am having trouble making the code for kind of an OnRelease function When a button is pressed there will be a '0' bit when not pressed there will be a '1' bit. I need to wait for the button to be pressed, and then to wait for it to be release before anything happens.... can someone please...
