Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

Register Log in
  • Congratulations strongm on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

synthesis of VHDL module

Status
Not open for further replies.
jonythewalker

jonythewalker

Programmer
Apr 15, 2010
2
BG
is it possible to synthesis of VHDL module if there is integer variables in the VHDL module ?
 
Sort by date Sort by votes
Hi,

Use of variables in code intended for sysnthesis is not advised.

Regards,

jeandelfrigo
 
Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

AAJR72
  • Locked
  • Question
VHDL testbench
Replies
0
Views
123
AAJR72
AAJR72
Konstantinosdms
  • Locked
  • Question
Question about MIPS on vhdl
Replies
0
Views
105
Konstantinosdms
Konstantinosdms
confabio
  • Locked
  • Question
VHDL state machine
Replies
0
Views
106
confabio
confabio
ClyntonBR
  • Locked
  • Question
VHDL for simulation in ModelSim or Quartus II.
Replies
0
Views
104
ClyntonBR
ClyntonBR
indoubt
  • Locked
  • Question
VHDL erro: "NUMERIC_STD.">": metavalue detected, returning FALSE"
Replies
0
Views
153
indoubt
indoubt

Part and Inventory Search

Sponsor

Back
Top