hello all. i have a hierarchichal vhdl design which one port is of the "inout std_logic_vector" type. This port connects to two internal components; one as an input and the other as an output. during simulation, i cannot force a value on this port(i am using the "force" command). for some reason the signal is staying undefined. any suggestions? thanks for any help.
Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations Chris Miller on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
forcing top level signal in modelsim xe
- Thread starter agunos
- Start date
- Status
Similar threads
