Hi guys!
This is my issue, I have a module with 8 entries, up to four can be high level, but I do not know which ones, so I use a loop for to look for them, activating the outputs,
this works for me but sinthesizing uses many resources.
(I am using Xilinx software)
Is there a way to do this...