Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations IamaSherpa on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
got Latch for next_state in FSM, VHDL, please help!
You might consider assigning a default value for next_state before your case statement, since a latch will be inferred if next_state is not guaranteed a value. Or put next_state <= ERROR in your when others.
