Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations IamaSherpa on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
Search results for query: *
- Users: saiyijinprince
- Order by date
-
VHDL Homework problem
An SR latch works like the following, you have the inputs S,R, and clk when s=0, r=0, output = same as previous cycle s=0, r=1, output = 0 s=1, r=0, output = 1 s=1, r=1, restricted you can make the make the output change at the rising edge of the clk by making using the following test if...- saiyijinprince
- Post #2
- Forum: VHDL
-
simprim problems on modelsim se
Hello, I'm new to vhdl and synthesis so please forgive me if my questions seem blatantly obvious. I am using xilinx ise 9.1 and modelsim se. I wrote a vhdl model using modelsim and completed the functional simulation with everything working fine. The synthesis, translate, map and place & route...- saiyijinprince
- Thread
- Replies: 0
- Forum: VHDL
