Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

Register Log in
  • Congratulations dencom on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

Recent content by PouriaPouria

  1. PouriaPouria

    VHDL state machine timing problems

    Hi there. I'm trying to design a state machine to Run at 100 MHz in an Actel FPGA. Most of my states have 6 or more exits. My questions is how many exits can I have on one single state so that the Logic that is generated by the syntisizer dose not have a delay more then 10ns (100MHz clock)...
See more

Part and Inventory Search

Back
Top