Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

Register Log in
  • Congratulations Mike Lewis on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

weird exam question

Status
Not open for further replies.
twistadias

twistadias

Technical User
Jun 25, 2009
1
NZ
Got my exams in two days and this question has come up in the last 3 exams.

How should a proceudure in VHDL be described in order to be synthesizeable?

Im guessing that there should be at least 1 input parameter.

Professor hinted that it might be in this exam too and the exams in 2 days. Any help would be greatly appreciated.
 
Status
Not open for further replies.

Similar threads

Konstantinosdms
  • Locked
  • Question
Question about MIPS on vhdl
Replies
0
Views
112
Konstantinosdms
Konstantinosdms
duhrman
  • Locked
  • Question
VHDL Looping Question
Replies
0
Views
59
duhrman
duhrman
zsotya
  • Locked
  • Question
Starter question about teh rotary example
Replies
1
Views
44
jeandelfrigo
jeandelfrigo
lyxus
  • Locked
  • Question
Weird concatenation
Replies
0
Views
41
lyxus
lyxus
slowstart
  • Locked
  • Question
Basic var question
Replies
2
Views
51
slowstart
slowstart

Part and Inventory Search

Sponsor

Back
Top