library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity sub is
port(a,b: in std_logic_vector(2 downto 0);
c: out std_logic_vector(2 downto 0));
end entity;
architecture rtl of sub is
begin
c <= a - b;
end rtl;
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.