Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

  • Congratulations Mike Lewis on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

SLIPD problems....

Status
Not open for further replies.

StinkTech

Programmer
Oct 16, 2006
77
US
Two PRI's SLIPD counts on both increment one after the other. USLec states there is no problem on their end. This all started after lightning strike took out one of the PRI cards. Replaced along with Clock Controller.

We go directly from the Smart Jack to the PRI Card (No CSU's)

Any Ideas would be greatly apprectiated.

DTA0015 Frame Slip--tracking--maintenance limit
DTA0016 Frame Slip--tracking--out-of-service limit
DTA0029 Non-tracking frame slip rate improvement criterion is met. Trunks being returned to service.

Output from Console:

DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA016 1
DCH: 21 RLS RED ALRM TIME: 6:43:56 16/01/2007
DTA029 1
DCH: 21 RLS CTS DOWN TIME: 6:45:58 16/01/2007
DTA015 1
DCH: 21 EST REMOTE TIME: 6:46:12 16/01/2007
DTC103
DTA015 1
DTA015 1
AUD000
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
TIM000 07:00 16/1/2007 CPU 0
DTA015 1
DTC103
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
DTA015 1
AUD000
DTA021 1
DCH: 21 RLS RED ALRM TIME: 7:16:52 16/01/2007
DTC103
 
Is your clock controller locked and tracking on the primary source?

LD 60
ssck 0 or ssck 1 to verify
 
RLS RED ALRM TIME: 6:43:56 16/01/2007

errors, hits, clocks etc don't have a lot of effect.. red alarms are open layer one.. when your t1 gets disconnected from the provider for any reason the error table will take hits.. after you have copper back, clear the alarms, they are not pointing to the real problem.. just a snap shot of what was hasppening when someone stepped on the copper..

john poole
bellsouth business
columbia,sc
 
I would say make sure that your primary clock source is on a reliable T (not like a point to point) and can you tell us if you had a CSU before, or you never did. A CSU will provide "zero code suppression" for a circuit so that you don't end up with frame loss, which could take down the circuit. I like to keep CSUs as "conditioners" for my cirtcuits.

 
Thanks for all your input... Here's the latest...

This all started after a lightning strike took out one of the PRI Cards. We replaced the PRI card, Clock Controller & DChannel card. (The PRI Cards are NOT the TMDI version) (System has two PRI Cards w/2 DChannels)

USLec came out with their test equipment and it shows the incoming clocking frequency at 1544000 and the phone system frequency at 1543998 (2 Hz off). If the incoming frequency changes to 1544001 the phone frequency shifts also to 1543999 again the 2 Hz off.

The CC is currently in Slot 1. During testing we moved it to slot 2, Replaced with a different PRI card, CC card & DChannel card. We then swapped out the cabinet and power supply. Still slipping.

The only thing left I can think of might be the ssc card. Any ideas?

Thanks,
Stink
 
Status
Not open for further replies.

Part and Inventory Search

Sponsor

Back
Top