The PCI bus is not designed to have more than one CPU on the bus, unless you have specifically designed SBCs that behave as a slave device on the PCI bus. Just one device has to drive the clocks and arbitrate the different control and interrupt signals on the PCI bus.
One backplane with isolated buses means that these CPUs behave like independent PCs, sharing only the physical support and the power supply.