Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

  • Congratulations IamaSherpa on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

Problem with if statement

Status
Not open for further replies.

amisophie

Technical User
May 19, 2006
2
US
I'm writing a simple if statement code and I got an error saying.

ERROR:HDLParsers:164 - "C:/Xilinx/IfStatement/IfS.vhd" Line 42. parse error, unexpected TICK

What is a TICK and how can I correct it? This is a simple problem but I am teaching myself VHDL so everything seems to be hard right now.

Also does anyone know a good book or a website that I can use to learn.

Thanks in advance.
 
Amisophie,

A tick is '.

You usually use ticks for assigning zero or one to a signal

e.g. signalA <= '0';

When you get an unexpected tick error from the compiler you should go to the rule number and take a good look before, after and on the line to check if you did not forget to close a tick.

e.g.

i_componentA : componentA
port map (

clk => clk
enable => '1,
rst => reset,
out => out
);

the code above would probably give the same error you get.

regards

jeandelfrigo
 
Status
Not open for further replies.

Part and Inventory Search

Sponsor

Back
Top