Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

Register Log in
  • Congratulations strongm on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

LOC constraint (a IOB location) not valid for IPAD symbol

Status
Not open for further replies.
jvet4

jvet4

Technical User
Jul 24, 2000
54
US
I am keep getting the following error when trying to map my code (I am using Express VHDL on Spartan):
ERROR:OldMap:56 - The LOC constraint "P167" (a IOB location) is not valid for IPAD symbol "C85" (pad signal=clock_in), which is being mapped to the following site types: CLKIOB

I have tried to get around this by using both the BUFGP (which fails b/c it is a Spartan) and giving the signal and "ibuf" attribute.

Is there any other way to allow me to assign a Clk signal to a IOB
 
Status
Not open for further replies.

Similar threads

fig00000
  • Locked
  • Question
Strange reaction in dynamically created textbox and addhandler
Replies
0
Views
175
fig00000
fig00000
Konstantinosdms
  • Locked
  • Question
Question about MIPS on vhdl
Replies
0
Views
101
Konstantinosdms
Konstantinosdms
ClyntonBR
  • Locked
  • Question
VHDL for simulation in ModelSim or Quartus II.
Replies
0
Views
101
ClyntonBR
ClyntonBR
isamel85
  • Locked
  • Question
Describe in VHDL a generator parallel 4 bits to serial 1 bit
Replies
0
Views
99
isamel85
isamel85
Joelinho
  • Locked
  • Question
VHDL code for simulation of a ramp(tollgate)
Replies
0
Views
87
Joelinho
Joelinho

Part and Inventory Search

Sponsor

Back
Top