Guest_imported
New member
- Jan 1, 1970
- 0
Hey!
I am trying to compare the logic of two vhdl designs to check if they are the same.
I have an original file which I modified and extracted things to another component. Now I would like to see if the entire project still has the same logic or I made a mistake somewhere while modifying. Is there a way to compare those two designs without having to write a testbench (design is very complicated)?
I am trying to compare the logic of two vhdl designs to check if they are the same.
I have an original file which I modified and extracted things to another component. Now I would like to see if the entire project still has the same logic or I made a mistake somewhere while modifying. Is there a way to compare those two designs without having to write a testbench (design is very complicated)?