hi
I want to implement a simple dual-port ram in VHDL by Webpack as a BlockRAM on a SPARTANII. but the tool says you're using your ram in a non-supported mode and so implements it as distributed ram. how should the ram be written to solve the problem?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.