Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations TouchToneTommy on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
OnKeyDown not accessed
There is a focus issue. Only one window has the focus at one moment. If your window does have the focus, there will be no keyboard message going to the handler of that window. By clicking the boarder of your dialog window you may set the focus to it. There might be other problems.- AllEars
- Post #3
- Forum: Microsoft: Visual C++
-
How to find signals whie doing post-layout simulation?
Hi, VHDLguy: Thanks for your reply. For my systhesis tool, LeonardoSpectrum for Atmel, Version: 2002c.37_OEM_Atmel, there is no progma related with the signal name usage. At least in the help I could not find one through search. By the way, I found my VHDL code is not well designed from... -
How to find signals whie doing post-layout simulation?
Hi, I am working with an FPGA design of hierarchic structure. The pre-layout simulation is successful but the post-layout simulaton is not as expected. I don't know how to find the problem, because all the signal names (except for the top-most port) in the post-layout simulation are generated... -
multiple clocks
Hi, vitalsys: I went through a similar designe coping with A-B signals 10 years ago, not using VHDL then. I think I understand your application well. Here is my solution to your problem. I did the synthesis and post-layout simulation and proved it works. The design consists 5 entities, the... -
Falling and Rising in same process
Yoda: Is your application related with position-encoder? I have a way to work it out. VHDLguy is right, use more than one edge in one process can be dangerous. We can design 4 similar entities, each is a counter. Counter 1 works only on A's rising edge, it increases or decreases according to...
