Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations IamaSherpa on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
Hierarchical signal probing in VHDL
Is there any way in VHDL to 'probe' a local signal that is located in a sub block at a lower level in the design hierarchy? In Verilog you can write: assign kalle = top_block.sub_block_a.sub_block_b.signal_x if you whant to 'look' at 'signal_x' that is in 'sub_block_b'.
