hi there
hey i have the same problem with my vhdl code. I understand how the flip flops work and that only one clock can manage that but suppose
i have an input and 1 ff will enable or disable it according to the clock1
after that the output of that ff would go to a combinatorial block and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.