I generated core from core generator for single port block RAM and I dont know how to instantiate it from a VHDL program. I generated a file with extension .xco. could u help me how to instatiate it.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.