I'm just new to vhdl, I'm having problems adding specific vectors, i keep getting a type mismatch error. I'm just looking to do something simple like:
vec:STD_LOGIC_VECTOR(7 downto 0);
I<= (vec(2)+(2*vec(3))+vec(4))-((vec(5)+(2*vec(6))+vec(7));
However I seem to declare them, i get the same...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.