Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

  • Congratulations Mike Lewis on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

Search results for query: *

  1. melzayed

    Adding and Subtracting Vectors

    + and - are arithmetic operators and can only be used with arithmetic types such as integer. When you declare a std_logic type. You must use logical operators such as OR, AND, NAND, etc.. Hope this helps M.
  2. melzayed

    Generic in VHDL , Help me please

    I would like to design a component using generic. This component calls another component that is also using generic. example: U1: n_bit_adder generic map (width => 8) port map (a => word_A, b => word_b, c => carry_in, y => addition_result); In the previous example, the call for the component...

Part and Inventory Search

Back
Top