Hi,
I want to know if there is any way in VHDL to select signal assignment using if/else statements without using it in process.
e.g. I have following code :
sigA((12 - width) downto 0) <= sig_GND;
Now, this statement is true only when width = 12 or less. For other values of width, it will...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.