i'm a newbie in vhdl, and i'm trying to write a 16 bit i/o register, but it is not working right. can someone help me solve it? I want to be able to write first then read, but it would only work if i read first and then write.
below is my code:
library ieee;
use iee.std_logic_1164.all
entity...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.