Hi,
Can some one help me out with the following?
I am designing a Muliplier in VHDL such that A, B are multiplicand and multiplier respectively, where they are 3-bits wide each.
Outputs are two partial products PP1 and PP2 [ of width >=(3+3+2) = 9 bits each ], where the sum of PP1 and PP2 is...