Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations TouchToneTommy on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
VHDL testbench
I've been tasked with creating a sequence detector in vhdl and to create a testbench to verify my detector. I was able to create a testbench for the behavioral portion, but I'm stuck on how to create one for my dataflow portion (the logic equations of next state and output). The sequence is to...
