Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations TouchToneTommy on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
can i assign signal in the following way??
Hi, I am new to vhdl and while coding i want to invert a cetain number of bits in a signal. the code is somewhat like this: signal flag : STD_LOGIC_VECTOR(31 downto 0) := (others => '0') ; signal first_part : STD_LOGIC_VECTOR(31 downto 0) := (others => '0') ; signal second_part... -
how to read this code
Hi, I am a beginner in vhdl, struggling with vhdl programming. I am currently reading books and trying to understand code by other authors. i have to understand a code structure like this: entity declaration architecture behavioral of entity is signal declarations: signal(0) <= '1' when...
