Im working on a counter which will only count up to ten Im self tough in VHDL so im having lots of trouble shooting problems.
Here is the code if you spot why it wont work plz commit. Thanks
Library ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
entity VindingM is
port(...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.