Hi all,
I'm completely new in VHDL and I need help.
I have a very simple example in VHDL and want to compile it with vhdlan.
When I have to separate files they compile correctly with 0 EXIT_STATUS.
One file contains:
library IEEE;
use IEEE.std_logic_1164.all;
entity first is
port (...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.