Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations TouchToneTommy on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
simple ALU
library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_logic_signed.all; entity ALU is port( A : in STD_LOGIC_VECTOR(7 downto 0); B : in STD_LOGIC_VECTOR(7 downto 0); funcSel : in STD_LOGIC_VECTOR(3 downto 0); negative : out STD_LOGIC; zero : out STD_LOGIC; G : out... -
Inside the memory
library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; entity memory is port ( rst : in std_logic; -- signal global clock : in std_logic; -- signal global read : in std_logic; -- Signal qui... -
Common top file
library IEEE; use IEEE.std_logic_1164.all; entity machine_top is port( clock : in STD_LOGIC; rst : in STD_LOGIC; IR : out STD_LOGIC_VECTOR(7 downto 0); PC : out STD_LOGIC_VECTOR(7 downto 0); RegA : out STD_LOGIC_VECTOR(7 downto 0); RegB : out... -
Debuging a path file
library IEEE; use IEEE.std_logic_1164.all; entity datapath is port ( rst : in std_logic; clock : in std_logic; dataIn : in std_logic_vector(7 downto 0); DA : in std_logic; inputSelect : in std_logic; load : in... -
Use and application of a controller
library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; entity controller is port ( rst : in std_logic; clock : in std_logic; N : in std_logic; Z : in std_logic; memoryData...
