Hello, I'm having some trouble implementing my 4:1 MUX and was hoping I could get some input. My main issue is this, the MUX will need to have an output of 'Z' when EN=0. I coded the following:
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY mux4 IS
Port(D: in std_logic_vector(3 downto...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.