help me...
I do a project to university test in vhdl.
I have to make a entity that implement the block phase generator of a DDS with the same features of AD7008 (Analog Devices). To have two different frequency register ( two input port of entity) to do FSK modulation behaving one bit (a inout...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.