Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations Mike Lewis on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
Search results for query: *
- Users: richardian
- Order by date
-
VHDL constant declaration
Hi Everyone. I am new to VHDL and am having a difficult time initializing a 544 bit register. The data type is std_logic_vector. Currently it is set to all '1's using the statement: constant One544 : std_logic_vector(543 downto 0) := (others => '1'); I need to set the upper 32 bits to a...- richardian
- Thread
- Replies: 0
- Forum: VHDL
