Hi,
I am trying to implement a certain HASH algorithm in VHDL.
The functional simulation is fine, but am facing some problems with Timing Simulation.
I tried to synthesize the code in Xilinx, and I got the following timing report
###################################################
Timing...