Hi,
I am trying to implement a certain HASH algorithm in VHDL.
The functional simulation is fine, but am facing some problems with Timing Simulation.
I tried to synthesize the code in Xilinx, and I got the following timing report
###################################################
Timing...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.