Hello.
I'm new to VHDL and sometimes get mixed up. Maybe you could help me clear something up.
I know variable assignment is instant whereas with signal assignment there is a delta delay. In the following code :
rd_en <= rd = '1' and empty ='0';
process
begin
if rising_edge(Clk)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.