Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations strongm on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
wait for statement inside a process
Hi all, I've trying to simulate a simple state machine with VHDL code below: library ieee; use ieee.std_logic_1164.all; entity p82 is port(a, c, clk, rst: in std_logic; x: out std_logic); end p82; architecture behavior of p82 is type state is (stateA, stateB); signal pr_state...
