I have a signal of type std_logic_array(47 downto 0). For test bench, I'm writing hex AAAAAAAAAAAA to a shift/latch register. The data correctly asserts in the register, and I have traced the line up to an area in the core of the chip. The basic problem is this:
In questasim I have verified...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.