Hi Friends
I am pretty new to VHDL. I have a RAM code that I need to place and route on a Virtex2Pro FPGA. But apparently I have problems with associating the I/O ports to that available on the FPGA!!! Can anybody please tell me how I can implement a RAM (using FILE read/write) on a FPGA...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.