Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

Register Log in
  • Congratulations gkittelson on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

Search results for query: *

  1. GregoriusBontrager

    VHDL Bonus Homework Problem

    I'm about ready to pull my hair out! For the following code: library BITLIB; use BITLIB.bit_apack.all; entity COUNTER is port (a, b, c, d: in bit; x, y, z: out bit); end entity; architecture COUNT of COUNTER is signal na, nb, nc, nd: bit; begin na <= NOT a; nb <= NOT b; nc <=...

Part and Inventory Search

Back
Top