Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations IamaSherpa on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
A question about VHDL and simulation with modelsim
Hi everybody, I'm working with Xilinx ISE and modelsim. My code has three processes. Two are synchronized with a global clock and the other is not. That's what I do there(this is not code): process 1 (synchronized through clk='1' and clk'event) next_cnt<=cnt (cnt is a variable) process 2...
