hi all,
I desperately need some help with my vhdl code. I am working on a project with vhdl. Its AES secuity algorithm on a FPGA. I am trying to compile my code using Altera Quartus 2 .But experience errors likeError: VHDL type mismatch error at aes128_fast.vhd(124): type of indexed object that...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.