Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations strongm on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
Glitch problem
Hi All, I am doing an FPGA Design where most of the VHDL code I am using is a reuse from another device (Designed by some other group who are not around). In this code(s), there are a lot of signal assignments where the output of a block or even an internal used signal is not clocked. As a...
