Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

Register Log in
  • Congratulations Mike Lewis on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

Search results for query: *

  1. Olivier2412

    Generate a 2 µs high level logic with a 10 MHz clock ?

    Hi ! I am using an ACTEL ProAsic Plus Starter Kit with an APA300 for the FPGA. I would like to optimize the VHDL and I am asking the following question : To command an ADC, I need to generate a SAMPLE signal (high logic during at least 2 µs) but my whole design runs at 10 MHz. To generate it...

Part and Inventory Search

Back
Top