Hi !
I am using an ACTEL ProAsic Plus Starter Kit with an APA300 for the FPGA.
I would like to optimize the VHDL and I am asking the following question : To command an ADC, I need to generate a SAMPLE signal (high logic during at least 2 µs) but my whole design runs at 10 MHz.
To generate it...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.