Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations IamaSherpa on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
Search results for query: *
- Users: darthcheng
- Order by date
-
got Latch for next_state in FSM, VHDL, please help!
I got a problem for my FSM, Xilinx ISE always found latch for my next_state signal in my FSM, and the next_state signal been recognized as a clock signal!! I have cover every case and every else, but it just the same, why??????Here is the code: library ieee; use ieee.std_logic_1164.all; use...- darthcheng
- Thread
- Replies: 1
- Forum: VHDL
