Hi Folks,
I have to model following device ( http://alfist.hit.bg/task.jpg) via VHDL.
First picture in attachment is taks seccond is my current result.
CNT – 8 bit counter up form CLK fornt with asinchronus zero input.
COMP – comparator for 2 8 bits digits.
TRIG – D-trigger, synchronized...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.