I am currently trying to compile and simulate a vhdl ROM file. I am having problem with the while loop, which is used to read the ROM. The following is the vhdl-code:
entity mc8051_rom is
generic (c_init_file : string := "mc8051_rom.dua");
port (clk : in std_logic; -- clock signal
reset : in...
hi,
i just started my project, which is to design a microcontroller using VHDL. Can anyone tell me, what are basic steps to design a microcontroller? I only have basic knowlegde in Microcontroller. My Professor have also spoken about a microcontroller soft-core? Can anyone explain to me what...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.