Hey there people,
I am just working on this lab.. in writing a VHDL code for a 2-digit BCD counter with active-LOW asynchronous clear, active-High synchronous load, and an Active-High count enable.
I am just wondering, if u guyz could help me out.??
thanks
dino.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.