I am modeling a large DRAM using access variable. Functions for uploading memory from a file and downloading memory to a file are also needed. These functions will be shared by a number of processes in different VHDL files. The memory controller will issue the regular memory read/write accesses...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.