Does anyone have the algorithm or VHDL code that
will implement a fixed-point divider?
In my case, I have two integer numbers.
numerator = 15-bit signed
denominator = 15-bit unsigned.
By construction, the magnitude of numerator will always be less than magnitude of denominator.
Ideally would...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.