I would like to try to generate a signal to indicate the correctness of the input oscillator. Is there any way to read the input clock? Maybe like when the clock shifts (rising or falling) and mark the time, then measure the next shift, comparing the time marks. Any such way of doing that?
I am fairly new to VHDL and have reviewed numerous codes and have tried to learn various programs [Xilinx, Altera, etc.,] What I have found in many examples is the use of 'std_logic_vector' used as counters versus using 'integers'. Is there an advantage or reason for this type of use? For...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.