Hi,
I'm fairly new to VHDL, and have a question about a simple process. In order to make this easier to address, I've created a simplified version of the process. Essentially, I have an entity with one input (std_logic_vector) and one ouput, (std_logic). All I want to do is to have my output...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.